A Hybrid Forward/Reverse Converter in Reversible Logic to Reduce Hardware Complexity of Residual Number System
As an emerging technology, reversible computing enables the development of high-performance computing systems with low energy consumption. A residue number system (RNS) that performs arithmetic operations in parallel with error tolerance and no carry propagation requires forward and reverse converte...
Saved in:
| Main Authors: | Ailin Asadpour, Amir Sabbagh, Azadeh Emrani |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
OICC Press
2024-05-01
|
| Series: | Majlesi Journal of Electrical Engineering |
| Subjects: | |
| Online Access: | https://oiccpress.com/mjee/article/view/7980 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The hardware implementation of binary translation algorithms in residual classes
by: Nikolai Ivanovich Chervyakov, et al.
Published: (2022-09-01) -
Towards Fast Implementation of Complex RNS Components on FPGAs
by: Sabbagh Molahosseini Amir, et al.
Published: (2022-09-01) -
Low‐power fast Fourier transform hardware architecture combining a split‐radix butterfly and efficient adder compressors
by: Guilherme Ferreira, et al.
Published: (2021-05-01) -
Multiple-Input Floating-Point Adders: A Comprehensive Review
by: Sami Ul Haq, et al.
Published: (2025-01-01) -
A Novel Full Subtractor /Full Adder Design in Quantum Cellular Automata
by: Mostafa Sadeghi, et al.
Published: (2024-02-01)