Integration in CNN and FIR filters for improved computational efficiency in signal processing
This research paper explains the design process of the 8 × 8 Vedic multipliers based on the “UrdhvaTiryagbhyam” Sutra in combination with the “Nikhilam Sutra“ and the Karatsuba algorithm. To effectively generate a 16-bit product, the used architecture consists of four four-by-four Vedic modules, an...
Saved in:
Main Authors: | A. Sridevi, A. Sathiya |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2025-01-01
|
Series: | Ain Shams Engineering Journal |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2090447924005823 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01) -
Analysis and optimal realization of pole-zero sensitivity for FIR digital filters
by: Ling ZHUANG, et al.
Published: (2018-09-01) -
Design of low‐pass and band‐pass infinite impulse response maximally flat stable digital differentiators
by: Huoping Yi, et al.
Published: (2022-04-01) -
Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
by: Mountassar Maamoun, et al.
Published: (2021-08-01) -
Tunable Bandpass Filters With Co-Integrated Isolator and Switching-Off Functionality
by: Kexin Li, et al.
Published: (2025-01-01)