Theoretical analysis for the data immigration between memory and processor percolation cache
To improve the computer processor’s memory access efficiency, increase hit rates, reduce data fetching latency, the data and instructors that had close relation with each other could build the just-in-time locality environment on processor’s cache.To build such an environment, the relations between...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
Editorial Department of Journal on Communications
2021-08-01
|
| Series: | Tongxin xuebao |
| Subjects: | |
| Online Access: | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2021157/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1841539308511559680 |
|---|---|
| author | Jiuchuan HU Dongrui FAN Jiancong CHENG Long YAN Xiaochun YE Lingzhi LI Liangyi WAN Haibin ZHONG |
| author_facet | Jiuchuan HU Dongrui FAN Jiancong CHENG Long YAN Xiaochun YE Lingzhi LI Liangyi WAN Haibin ZHONG |
| author_sort | Jiuchuan HU |
| collection | DOAJ |
| description | To improve the computer processor’s memory access efficiency, increase hit rates, reduce data fetching latency, the data and instructors that had close relation with each other could build the just-in-time locality environment on processor’s cache.To build such an environment, the relations between the data and instructors should be studied while them being immigrated into on-chip cache.The research results show that these relations could be well kept when the data and instructors are moved.The simulation also shows that the percolation cache can help the processor core to increase its hit rates.These research results give a new way to build the just-in-time locality environment on the percolation cache. |
| format | Article |
| id | doaj-art-c2effe39ca1d4b8f90bac19d13ae507a |
| institution | Kabale University |
| issn | 1000-436X |
| language | zho |
| publishDate | 2021-08-01 |
| publisher | Editorial Department of Journal on Communications |
| record_format | Article |
| series | Tongxin xuebao |
| spelling | doaj-art-c2effe39ca1d4b8f90bac19d13ae507a2025-01-14T07:22:25ZzhoEditorial Department of Journal on CommunicationsTongxin xuebao1000-436X2021-08-014221722559743681Theoretical analysis for the data immigration between memory and processor percolation cacheJiuchuan HUDongrui FANJiancong CHENGLong YANXiaochun YELingzhi LILiangyi WANHaibin ZHONGTo improve the computer processor’s memory access efficiency, increase hit rates, reduce data fetching latency, the data and instructors that had close relation with each other could build the just-in-time locality environment on processor’s cache.To build such an environment, the relations between the data and instructors should be studied while them being immigrated into on-chip cache.The research results show that these relations could be well kept when the data and instructors are moved.The simulation also shows that the percolation cache can help the processor core to increase its hit rates.These research results give a new way to build the just-in-time locality environment on the percolation cache.http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2021157/data immigration on chipjust-in-time localitypercolation |
| spellingShingle | Jiuchuan HU Dongrui FAN Jiancong CHENG Long YAN Xiaochun YE Lingzhi LI Liangyi WAN Haibin ZHONG Theoretical analysis for the data immigration between memory and processor percolation cache Tongxin xuebao data immigration on chip just-in-time locality percolation |
| title | Theoretical analysis for the data immigration between memory and processor percolation cache |
| title_full | Theoretical analysis for the data immigration between memory and processor percolation cache |
| title_fullStr | Theoretical analysis for the data immigration between memory and processor percolation cache |
| title_full_unstemmed | Theoretical analysis for the data immigration between memory and processor percolation cache |
| title_short | Theoretical analysis for the data immigration between memory and processor percolation cache |
| title_sort | theoretical analysis for the data immigration between memory and processor percolation cache |
| topic | data immigration on chip just-in-time locality percolation |
| url | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2021157/ |
| work_keys_str_mv | AT jiuchuanhu theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT dongruifan theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT jiancongcheng theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT longyan theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT xiaochunye theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT lingzhili theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT liangyiwan theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache AT haibinzhong theoreticalanalysisforthedataimmigrationbetweenmemoryandprocessorpercolationcache |