Design of Binary and Ternary Logic Inverters Based on Silicon Feedback FETs Using TCAD Simulator
A feedback field effect transistor (FBFET) with p-n-p-n structure benefits from a positive feedback mechanism. In this structure, the accumulated charges in its potential well and limitation of carrier flow by its internal potential barrier lead to superior electrical properties such as lower subthr...
Saved in:
Main Author: | Ashkan Horri |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-01-01
|
Series: | IET Circuits, Devices and Systems |
Online Access: | http://dx.doi.org/10.1049/2023/8833764 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01) -
TCAD Simulation Study of Cylindrical Vertical Double-Surrounding-Gate a-InGaZnO FETs and Geometric Parameter Optimization
by: Yue Zhao, et al.
Published: (2025-01-01) -
Design and Study of a Novel P-Type Junctionless FET for High Performance of CMOS Inverter
by: Bin Wang, et al.
Published: (2025-01-01) -
Usage and Limitation of Standard Mobility Models for TCAD Simulation of Nanoscaled FD-SOI MOSFETs
by: A. Ciprut, et al.
Published: (2015-01-01) -
Macleod equation and constant in pure, binary and ternary systems
by: Miguel Gonzalo Arenas-Quevedo, et al.
Published: (2025-06-01)