Secure interface architecture for the software defined system on wafer

To address the lack of dynamic and heterologous characteristics for interconnect interface in software defined system on wafer, a dynamic heterologous redundancy secure interface (DHR-SI) architecture was proposed to maximize the reuse of functional logic. First, based on software defined interconne...

Full description

Saved in:
Bibliographic Details
Main Authors: LI Peijie, SHEN Jianliang, GUO Wei, CAO Zhipeng, MEI Bo
Format: Article
Language:zho
Published: Editorial Department of Journal on Communications 2024-10-01
Series:Tongxin xuebao
Subjects:
Online Access:http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2024190/
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1841537125208555520
author LI Peijie
SHEN Jianliang
GUO Wei
CAO Zhipeng
MEI Bo
author_facet LI Peijie
SHEN Jianliang
GUO Wei
CAO Zhipeng
MEI Bo
author_sort LI Peijie
collection DOAJ
description To address the lack of dynamic and heterologous characteristics for interconnect interface in software defined system on wafer, a dynamic heterologous redundancy secure interface (DHR-SI) architecture was proposed to maximize the reuse of functional logic. First, based on software defined interconnect technology, the heterogeneous characteristics were implemented in terms of circuit structure, transmission protocol, and message content. And then an arbitration scheduling mechanism was designed to achieve threat localization and dynamic reconfiguration. Finally, the architecture was validated and tested through a wafer scale chiplet. The experimental analysis shows that the proposed DHR-SI architecture has excellent threat detection, localization, and dynamic defense capabilities with limited overhead.
format Article
id doaj-art-b718bed420d44ef896711b61403c5ad0
institution Kabale University
issn 1000-436X
language zho
publishDate 2024-10-01
publisher Editorial Department of Journal on Communications
record_format Article
series Tongxin xuebao
spelling doaj-art-b718bed420d44ef896711b61403c5ad02025-01-14T08:46:12ZzhoEditorial Department of Journal on CommunicationsTongxin xuebao1000-436X2024-10-0145415477081019Secure interface architecture for the software defined system on waferLI PeijieSHEN JianliangGUO WeiCAO ZhipengMEI BoTo address the lack of dynamic and heterologous characteristics for interconnect interface in software defined system on wafer, a dynamic heterologous redundancy secure interface (DHR-SI) architecture was proposed to maximize the reuse of functional logic. First, based on software defined interconnect technology, the heterogeneous characteristics were implemented in terms of circuit structure, transmission protocol, and message content. And then an arbitration scheduling mechanism was designed to achieve threat localization and dynamic reconfiguration. Finally, the architecture was validated and tested through a wafer scale chiplet. The experimental analysis shows that the proposed DHR-SI architecture has excellent threat detection, localization, and dynamic defense capabilities with limited overhead.http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2024190/software defined system on waferdynamic heterogeneous redundancyhardware securitydenial of serviceendogenous safety and security
spellingShingle LI Peijie
SHEN Jianliang
GUO Wei
CAO Zhipeng
MEI Bo
Secure interface architecture for the software defined system on wafer
Tongxin xuebao
software defined system on wafer
dynamic heterogeneous redundancy
hardware security
denial of service
endogenous safety and security
title Secure interface architecture for the software defined system on wafer
title_full Secure interface architecture for the software defined system on wafer
title_fullStr Secure interface architecture for the software defined system on wafer
title_full_unstemmed Secure interface architecture for the software defined system on wafer
title_short Secure interface architecture for the software defined system on wafer
title_sort secure interface architecture for the software defined system on wafer
topic software defined system on wafer
dynamic heterogeneous redundancy
hardware security
denial of service
endogenous safety and security
url http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2024190/
work_keys_str_mv AT lipeijie secureinterfacearchitectureforthesoftwaredefinedsystemonwafer
AT shenjianliang secureinterfacearchitectureforthesoftwaredefinedsystemonwafer
AT guowei secureinterfacearchitectureforthesoftwaredefinedsystemonwafer
AT caozhipeng secureinterfacearchitectureforthesoftwaredefinedsystemonwafer
AT meibo secureinterfacearchitectureforthesoftwaredefinedsystemonwafer