Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

The simulation of radar cross-section (RCS) models in FPGA is illustrated. The models adopted are the Swerling ones. Radar cross-section (RCS) which is also termed as echo area gives the amount of scattered power from a target towards the radar. This paper elucidates the simulation of RCS to repres...

Full description

Saved in:

Bibliographic Details
Main Author:	B. U. V. Prashanth
Format:	Article
Language:	English
Published:	Wiley 2014-01-01
Series:	Journal of Engineering
Online Access:	http://dx.doi.org/10.1155/2014/489765
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA
by: Malte Baesler, et al.
Published: (2010-01-01)

Design of a Mathematical Unit in FPGA for the Implementation of the Control of a Magnetic Levitation System
by: Juan José Raygoza-Panduro, et al.
Published: (2008-01-01)

High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA
by: Valery Salauyou, et al.
Published: (2025-01-01)

Design and Implementation of Storage of Network Component Based on NetFPGA10G
by: Shuolin Zhang, et al.
Published: (2014-09-01)

Implementation of a low‐power LVQ architecture on FPGA
by: Najoua Chalbi, et al.
Published: (2017-11-01)

FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01)

Design and FPGA implementation of an efficient parallel Turbo decoder for combining state metric calculations
by: Qian ZHANG, et al.
Published: (2022-02-01)

FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01)

Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01)

An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01)

Efficient implementation scheme of SM4 algorithm based on FPGA
by: ZHANG Hongke, et al.
Published: (2024-05-01)

AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC
by: Dominique Blouin, et al.
Published: (2011-01-01)

FPGA Implementation of Gaussian Mixture Model Algorithm for 47 fps Segmentation of 1080p Video
by: Mariangela Genovese, et al.
Published: (2013-01-01)

Baseband Transceiver Design of a High Definition Radio FM System Using Joint Theoretical Analysis and FPGA Implementation
by: Chien-Sheng Chen, et al.
Published: (2014-01-01)

Chaotic Dynamics Analysis and FPGA Implementation Based on Gauss Legendre Integral
by: Li Wen, et al.
Published: (2025-01-01)

FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary
by: Yinghui Quan, et al.
Published: (2016-01-01)

Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope
by: Chun-Tang Chao, et al.
Published: (2014-01-01)

Autonomous Jerk Oscillator with Cosine Hyperbolic Nonlinearity: Analysis, FPGA Implementation, and Synchronization
by: Karthikeyan Rajagopal, et al.
Published: (2018-01-01)

Exponential information’s extraction from power traces of modulo exponentiation implemented on FPGA
by: WU Zhen, et al.
Published: (2010-01-01)

Radar Cross-Section Formulation of a Shell-Shaped Projectile Using Modified PO Analysis
by: Mohammad Asif Zaman, et al.
Published: (2012-01-01)

From FPGA to Support Cloud to Cloud of FPGA: State of the Art
by: Rym Skhiri, et al.
Published: (2019-01-01)

FPGA Implementations for Data Encryption and Decryption via Concurrent and Parallel Computation: A Review
by: Abdulmajeed Adil Yazdeen, et al.
Published: (2021-03-01)

Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator
by: Filips Capligins, et al.
Published: (2024-11-01)

Design of polling access control protocol in WSN based on FPGA
by: Long-jun LIU, et al.
Published: (2016-10-01)

Novel hybrid strong and weak PUF design based on FPGA
by: Jiana LIAN, et al.
Published: (2021-04-01)

Mutual Coupling Effects for Radar Cross Section (RCS) of a Series-Fed Dipole Antenna Array
by: H. L. Sneha, et al.
Published: (2012-01-01)

Transponder Designs for Harmonic Radar Applications
by: Kimmo Rasilainen, et al.
Published: (2015-01-01)

An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Nachiket Kapre, et al.
Published: (2011-01-01)

Energy Conservation, Singular Orbits, and FPGA Implementation of Two New Hamiltonian Chaotic Systems
by: Enzeng Dong, et al.
Published: (2020-01-01)

FPGA multi-unit parallel optimization and implementation of post-quantum cryptography CRYSTALS-Kyber
by: Bin LI, et al.
Published: (2022-02-01)

Fail-Safe Logic Design Strategies Within Modern FPGA Architectures
by: Priya A. Bhakta, et al.
Published: (2025-01-01)

A Wideband and Polarization-Independent Metasurface Based on Phase Optimization for Monostatic and Bistatic Radar Cross Section Reduction
by: Jianxun Su, et al.
Published: (2016-01-01)

Bistatic High Frequency Radar Ocean Surface Cross Section for an FMCW Source with an Antenna on a Floating Platform
by: Yue Ma, et al.
Published: (2016-01-01)

AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
by: Kizheppatt Vipin
Published: (2019-01-01)

Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction
by: Lilia Kechiche, et al.
Published: (2018-01-01)

FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method
by: Nitish Das, et al.
Published: (2018-01-01)

Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01)

Stego on FPGA: An IWT Approach
by: Balakrishnan Ramalingam, et al.
Published: (2014-01-01)

Exploration of Heterogeneous FPGA Architectures
by: Umer Farooq, et al.
Published: (2011-01-01)

Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01)