A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder
This paper proposes a new approximate full adder (FA) based on the majority logic (ML) concept. The fundamental structure of the ML concept is a 3-input majority voter and is widely utilized in digital arithmetic cells. The ML-based proposed FA works at low power, small delay, and low power-delay-pr...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | fas |
| Published: |
Islamic Azad University Bushehr Branch
2024-03-01
|
| Series: | مهندسی مخابرات جنوب |
| Subjects: | |
| Online Access: | https://sanad.iau.ir/journal/jce/Article/869992 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1841546079717294080 |
|---|---|
| author | Elham Esmaeili Farshad Pesaran Nabiollah Shiri |
| author_facet | Elham Esmaeili Farshad Pesaran Nabiollah Shiri |
| author_sort | Elham Esmaeili |
| collection | DOAJ |
| description | This paper proposes a new approximate full adder (FA) based on the majority logic (ML) concept. The fundamental structure of the ML concept is a 3-input majority voter and is widely utilized in digital arithmetic cells. The ML-based proposed FA works at low power, small delay, and low power-delay-product (PDP). The carbon nanotube field-effect transistor (CNTFET) technology lowers the FA power, while the gate diffusion input (GDI) technique is used as the main technique. The swing issue of the GDI technique is resolved by the dynamic threshold (DT) technique. Compared with its exact circuit, the proposed FA saves 2 majority gates, 3 inverters, and a 4.02 ns delay. In the proposed FA, the PDP is improved by 53.73%. The product of the PDP and the normalized mean error distance (NMED) is called PDPE, and in the presented FA, it is reduced by 9.50%. Moreover, the proposed FA is embedded into a multiplier-less discrete cosine transform (DCT) design, which is an appropriate circuit for very large-scale integration (VLSI) systems. The 8-input DCT architecture consumed 2.2321 mW of power for each DCT operation. Also, the circuit has better performance in terms of PDP-area-product (PDAP). The results of DCT implementations confirm the efficiency of the FA. |
| format | Article |
| id | doaj-art-aefc80b836ab48dab7afc9de61ad1df2 |
| institution | Kabale University |
| issn | 2980-9231 |
| language | fas |
| publishDate | 2024-03-01 |
| publisher | Islamic Azad University Bushehr Branch |
| record_format | Article |
| series | مهندسی مخابرات جنوب |
| spelling | doaj-art-aefc80b836ab48dab7afc9de61ad1df22025-01-11T05:11:02ZfasIslamic Azad University Bushehr Branchمهندسی مخابرات جنوب2980-92312024-03-011351112A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full AdderElham Esmaeili0Farshad Pesaran1Nabiollah Shiri2Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, IranDepartment of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, IranDepartment of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, IranThis paper proposes a new approximate full adder (FA) based on the majority logic (ML) concept. The fundamental structure of the ML concept is a 3-input majority voter and is widely utilized in digital arithmetic cells. The ML-based proposed FA works at low power, small delay, and low power-delay-product (PDP). The carbon nanotube field-effect transistor (CNTFET) technology lowers the FA power, while the gate diffusion input (GDI) technique is used as the main technique. The swing issue of the GDI technique is resolved by the dynamic threshold (DT) technique. Compared with its exact circuit, the proposed FA saves 2 majority gates, 3 inverters, and a 4.02 ns delay. In the proposed FA, the PDP is improved by 53.73%. The product of the PDP and the normalized mean error distance (NMED) is called PDPE, and in the presented FA, it is reduced by 9.50%. Moreover, the proposed FA is embedded into a multiplier-less discrete cosine transform (DCT) design, which is an appropriate circuit for very large-scale integration (VLSI) systems. The 8-input DCT architecture consumed 2.2321 mW of power for each DCT operation. Also, the circuit has better performance in terms of PDP-area-product (PDAP). The results of DCT implementations confirm the efficiency of the FA.https://sanad.iau.ir/journal/jce/Article/869992multiplier-less dctapproximate full addermajority logicdiscrete cosine transform (dct) |
| spellingShingle | Elham Esmaeili Farshad Pesaran Nabiollah Shiri A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder مهندسی مخابرات جنوب multiplier-less dct approximate full adder majority logic discrete cosine transform (dct) |
| title | A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder |
| title_full | A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder |
| title_fullStr | A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder |
| title_full_unstemmed | A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder |
| title_short | A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder |
| title_sort | multiplier less discrete cosine transform architecture using a majority logic based approximate full adder |
| topic | multiplier-less dct approximate full adder majority logic discrete cosine transform (dct) |
| url | https://sanad.iau.ir/journal/jce/Article/869992 |
| work_keys_str_mv | AT elhamesmaeili amultiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder AT farshadpesaran amultiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder AT nabiollahshiri amultiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder AT elhamesmaeili multiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder AT farshadpesaran multiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder AT nabiollahshiri multiplierlessdiscretecosinetransformarchitectureusingamajoritylogicbasedapproximatefulladder |