Low Noise Amplifier at 60 GHz Using Low Loss On-Chip Inductors
This paper proposes the technique of using low loss on-chip inductors in the design of low noise amplifier (LNA) that offers high gain and lower noise figure. Upon the substrate of octagonal spiral inductors, a surface of patterned ground shield is inserted that significantly reduces the substrate l...
Saved in:
Main Authors: | Karthigha Balamurugan, M. Nirmala Devi, M. Jayakumar |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2023/2469673 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Low-Power and Low-Noise 4-12 GHz Buck CMOS Low-Noise Amplifier with Current-Reused Technique
by: J. Liu, et al.
Published: (2025-01-01) -
The Design of an Ultralow-Power Ultra-wideband (5 GHz–10 GHz) Low Noise Amplifier in 0.13 μm CMOS Technology
by: Hemad Heidari Jobaneh
Published: (2020-01-01) -
HEMT Noise Modeling for D Band Low Noise Amplifier Design
by: Ao Zhang, et al.
Published: (2024-01-01) -
1 GHz Low-Noise Hybrid Preamplifier for Optical Detection
by: P. le Men, et al.
Published: (1980-01-01) -
Performance of Convolution Codes Based on 60 GHz Inter-Chip Wireless Interconnection System
by: Xuehua Li, et al.
Published: (2015-05-01)