An FPGA-Based Hardware Accelerator for CNNs Using On-Chip Memories Only: Design and Benchmarking with Intel Movidius Neural Compute Stick
During the last years, convolutional neural networks have been used for different applications, thanks to their potentiality to carry out tasks by using a reduced number of parameters when compared with other deep learning approaches. However, power consumption and memory footprint constraints, typi...
Saved in:
| Main Authors: | Gianmarco Dinelli, Gabriele Meoni, Emilio Rapuano, Gionata Benelli, Luca Fanucci |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2019-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2019/7218758 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Reliability Improvement of 28 nm Intel FPGA Ring Oscillator PUF for Chip Identification
by: Zulfikar Zulfikar, et al.
Published: (2025-05-01) -
Comparative analysis of adders hardware implementation on FPGA
by: Nikolay Ivanovich Chervyakov, et al.
Published: (2022-09-01) -
Intel·ligència Artificial i Dret
by: Raquel Xalabarder
Published: (2018-09-01) -
Embedded Hardware-Efficient FPGA Architecture for SVM Learning and Inference
by: B. B. Shabarinath, et al.
Published: (2025-01-01) -
Hardware implementation of FPGA-based spiking attention neural network accelerator
by: Shiyong Geng, et al.
Published: (2025-08-01)