Topology optimization of analog circuit design via global optimization using factorization machines with digital annealer

This study delves into the automatic analog circuit design, focusing primarily on topology optimization. Many real-world calculations and evaluations often involve complex and nonlinear problems, posing significant challenges in optimization. Obtaining characteristic values using a simulator can req...

Full description

Saved in:
Bibliographic Details
Main Authors: Masaharu HIDA, Hiroshi IKEDA, Akito MARUO, Masaru SATO, Takashi YAMAZAKI
Format: Article
Language:English
Published: The Japan Society of Mechanical Engineers 2024-10-01
Series:Journal of Advanced Mechanical Design, Systems, and Manufacturing
Subjects:
Online Access:https://www.jstage.jst.go.jp/article/jamdsm/18/6/18_2024jamdsm0076/_pdf/-char/en
Tags: Add Tag
No Tags, Be the first to tag this record!