Specialized Scalar and SIMD Instructions for Error Correction Codes Decoding on RISC-V Processors
The rapid deployment of Internet-of-Things (IoT) devices for a few years has been impressive, and the progressive deployment of 5G will accelerate things even further. Indeed, this standard opens the door to a new generation of standards aimed at a convergence of networks and communication protocols...
Saved in:
Main Authors: | Mael Tourres, Cyrille Chavet, Bertrand Le Gal, Philippe Coussy |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10833617/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SIMD-based parallelized rate distortion optimized quantization for AVS3
by: TANG Yixin, et al.
Published: (2024-06-01) -
Port Contention Aware Task Scheduling for SIMD Applications
by: Shogo Saito, et al.
Published: (2025-01-01) -
A Low-Complexity Diversity-Preserving Universal Bit-Flipping Enhanced Hard Decision Decoder for Arbitrary Linear Codes
by: Praveen Sai Bere, et al.
Published: (2024-01-01) -
Elliptic-Curve Cryptography Implementation on RISC-V Processors for Internet of Things Applications
by: Preethi Preethi, et al.
Published: (2024-01-01) -
Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01)