Single‐ended 2 ch. × 3.4 Gbit/s dual‐mode near‐ground transmitter IO driver in 45 nm CMOS process
A smart dual‐mode IO driver and termination scheme is proposed and power is efficiently consumed for both low‐speed data transmission under 500 Mbit/s and high‐speed data transmission up to 3.4 Gbit/s. During high speed data transmission, the driver uses near‐ground signalling and pre‐emphasis weigh...
Saved in:
Main Authors: | E. Kim, T. Oh |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2017-03-01
|
Series: | Electronics Letters |
Subjects: | |
Online Access: | https://doi.org/10.1049/el.2016.4290 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and simulation of the control circuit for a CMOS imaging sensor with high resolution and dual shutter mode
by: ZHANG Chi, et al.
Published: (2006-01-01) -
Discussion of 5G satellite dual-mode terminal requirement and application in the integration communication scenario of satellite and UTRAN
by: Wenzhe WANG, et al.
Published: (2022-05-01) -
Research on the Forced Vibration Characteristic of the Dual Mode Multistage Gear Transmission based on the Objective Parameter Optimization
by: Xiaoci Huang
Published: (2020-11-01) -
Analysis of the Shift Jerk of Dual Clutch Transmission
by: Chang Jia’nan, et al.
Published: (2017-01-01) -
A dual mode switching channel estimation algorithm based on SNR decision in high speed railway scenarios
by: Chuanyun WANG, et al.
Published: (2018-07-01)