Use of Carry Chain Logic and Design System Extensions to Construct Significantly Faster and Larger Single-Stage N-Sorters and N-Filters
The authors’ recently published design system for the creation of single-stage N-sorter/N-filter sorting devices, which were implemented using a particular example hardware block, is here expanded and applied to a second hardware type, FPGA carry chain logic. Although several researchers...
Saved in:
Main Authors: | Robert B. Kent, Marios S. Pattichis |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9843991/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design, Implementation, and Analysis of High-Speed Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2021-01-01) -
Design of High-Speed Multiway Merge Sorting Networks Using Fast Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2022-01-01) -
Beyond 0-1: The 1-N Principle and Fast Validation of N-Sorter Sorting Networks
by: Robert B. Kent, et al.
Published: (2023-01-01) -
Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01) -
Implementasi Topological Sort dalam Pengalihan Arus Kendaraan untuk Mengatasi Problem Kemacetan Lalu Lintas
by: Nur Fadilatul Ilmiyah, et al.
Published: (2018-12-01)