A VLSI Implementation of Rank-Order Searching Circuit Employing a Time-Domain Technique
We present a compact and low-power rank-order searching (ROS) circuit that can be used for building associative memories and rank-order filters (ROFs) by employing time-domain computation and floating-gate MOS techniques. The architecture inherits the accuracy and programmability of digital implemen...
Saved in:
Main Authors: | Trong-Tu Bui, Tadashi Shibata |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | Journal of Engineering |
Online Access: | http://dx.doi.org/10.1155/2013/759761 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A New Statistical Method
for Maximum Power Estimation
in CMOS VLSI Circuits
by: N. E. Evmorfopoulos, et al.
Published: (2000-01-01) -
VLSI implementation of AES algorithm against differential power attack and differential fault attack
by: HAN Jun, et al.
Published: (2010-01-01) -
VLSI的动态功耗测试生成
by: 金树泽
Published: (1994-01-01) -
VLSI design of an irregular LDPC decoder in DTMB
by: CHEN Yun, et al.
Published: (2007-01-01) -
VLSI Architectures for Sliding-Window-Based Space-Time Turbo Trellis Code Decoders
by: Georgios Passas, et al.
Published: (2012-01-01)