Pasithea-1: An Energy-Efficient Sequential Reconfigurable Array With CPU-Like Programmability
This work presents Pasithea-1, a coarse-grained reconfigurable array (CGRA) that combines energy efficiency with CPU-like programmability. Its extensible instruction set uses sequential control flow in code fragments of up to 64 RISC-like instructions, which encode control and dataflow graphs in adj...
Saved in:
Main Authors: | Tobias Kaiser, Esther Gottschalk, Kai Biethahn, Friedel Gerfers |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Open Journal of Circuits and Systems |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10802954/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01) -
A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01) -
Preamble Design and Noncoherent ToA Estimation for Pulse-Based Wireless Networks-on-Chip Communications in the Terahertz Band
by: Pankaj Singh, et al.
Published: (2025-01-01) -
Design on the full-dimensional reconfiguration polymorphic network switching chip architecture
by: Yu LI, et al.
Published: (2023-06-01) -
Networking strategy for wireless chip area network on PCB
by: Xuehua LI, et al.
Published: (2016-02-01)