A 6.7 μW Low-Noise, Compact PLL with an Input MEMS-Based Reference Oscillator Featuring a High-Resolution Dead/Blind Zone-Free PFD
This article reports a 110.2 MHz ultra-low-power phase-locked loop (PLL) for MEMS timing/frequency reference oscillator applications. It utilizes a 6.89 MHz MEMS-based oscillator as an input reference. An ultra-low-power, high-resolution phase-frequency detector (PFD) is utilized to achieve low-nois...
Saved in:
| Main Authors: | Ahmed Kira, Mohannad Y. Elsayed, Karim Allidina, Vamsy P. Chodavarapu, Mourad N. El-Gamal |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-12-01
|
| Series: | Sensors |
| Subjects: | |
| Online Access: | https://www.mdpi.com/1424-8220/24/24/7963 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Exploring a comprehensive review of non-linear and composite phase frequency detectors within PLL frameworks
by: N.R. Sivaraaj, et al.
Published: (2024-12-01) -
Optimization of PLL frequency synthesizer
by: G. A. Koshuk, et al.
Published: (2019-06-01) -
Postbloom Fruit Drop (PFD) Identification and Management
by: Megan M. Dewdney, et al.
Published: (2019-07-01) -
Postbloom Fruit Drop (PFD) Identification and Management
by: Megan M. Dewdney, et al.
Published: (2019-07-01) -
Laterally Actuated Si-to-Si DC MEMS Switch for Power Switching Applications
by: Abdurrashid Hassan Shuaibu, et al.
Published: (2024-10-01)