Text this: Toward Fine-Grained Partitioning of Low-Level SRAM Caches for Emerging 3D-IC Designs