SpDRAM: Efficient In-DRAM Acceleration of Sparse Matrix-Vector Multiplication
We introduce novel sparsity-aware in-DRAM matrix mapping techniques and a corresponding DRAM-based acceleration framework, termed SpDRAM, which utilizes a triple row activation scheme to efficiently handle sparse matrix-vector multiplication (SpMV). We found that reducing operations by sparsity reli...
Saved in:
| Main Authors: | Jieui Kang, Soeun Choi, Eunjin Lee, Jaehyeong Sim |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10766585/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Extending Ginkgo to Manage Reconfigurable Hardware-Based Kernels
by: Alejandro Morales-Peña, et al.
Published: (2025-01-01) -
CAMPuS: Concurrent Acceleration of Memory Access and Parallel Processing in Near-Memory SpMV Architecture
by: Kwangrae Kim, et al.
Published: (2024-01-01) -
A Highly Parallel DRAM Architecture to Mitigate Large Access Latency and Improve Energy Efficiency of Modern DRAM Systems
by: Tareq A. Alawneh, et al.
Published: (2024-01-01) -
Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
by: Minesh Patel, et al.
Published: (2024-01-01) -
Energy-efficient strategy for work node by DRAM voltage regulation in storm
by: Yonglin PU, et al.
Published: (2018-10-01)