An Energy-Efficient Pipeline-SAR ADC Using Linearized Dynamic Amplifiers and Input Buffer in 22nm FDSOI
Recently, dynamic amplifier (DA) has emerged as a popular alternative to static current closed-loop operational transconductance amplifier (OTA) due to their highly power-efficient integration-based settling, with the main limitation being their linearity performance. We present a DA that achieves &...
Saved in:
Main Authors: | Bangda Yang, Trevor Caldwell, Anthony Chan Carusone |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Open Journal of Circuits and Systems |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10774063/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Voltage Reference and Voltage Regulator for the Cryogenic Performance Evaluation of the 22nm FDSOI Technology
by: Alfonso R. Cabrera-Galicia, et al.
Published: (2024-01-01) -
SAR-Assisted Energy-Efficient Hybrid ADCs
by: Kent Edrian Lozada, et al.
Published: (2024-01-01) -
Timing-Skew Calibration Techniques in Time-Interleaved ADCs
by: Mingyang Gu, et al.
Published: (2025-01-01) -
A 70-MHz Bandwidth Time-Interleaved Noise-Shaping SAR-Assisted Delta-Sigma ADC With Digital Cross-Coupling in 28-nm CMOS
by: Lucas Moura Santana, et al.
Published: (2025-01-01) -
An X-Band 6-Bit Hybrid True Time Delay With Linearly-Controlled Gₘ-C All-Pass Filter in 28nm FDSOI CMOS
by: Soon-Hyeok Kwon, et al.
Published: (2024-01-01)