Efficient design of non-restoring parity-preserving reversible divider
<p>One of the basic challenges in high-density integrated circuits is loss of power consumption, which is caused by presence of transistors in circuits and causes the temperature of the circuit to increase. The design of digital circuits in a reversible way can be used as one of efficient appr...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | fas |
| Published: |
Islamic Azad University Bushehr Branch
2025-01-01
|
| Series: | مهندسی مخابرات جنوب |
| Subjects: | |
| Online Access: | https://sanad.iau.ir/journal/jce/Article/869839 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1841546085616582656 |
|---|---|
| author | Mohammad Talebi Mohammad Mosleh Mohsen Chekin |
| author_facet | Mohammad Talebi Mohammad Mosleh Mohsen Chekin |
| author_sort | Mohammad Talebi |
| collection | DOAJ |
| description | <p>One of the basic challenges in high-density integrated circuits is loss of power consumption, which is caused by presence of transistors in circuits and causes the temperature of the circuit to increase. The design of digital circuits in a reversible way can be used as one of efficient approaches to solve this challenge. In addition, the design of parity-preserving reversible circuits can be very effective in detecting faults in circuits. Dividers are used as one of the most widely used circuits in digital computing systems. Divider circuits include an adder, a multiplexer and two sequential register and parallel-in to parallel-out left shift register circuits. This paper is presented a new and efficient design of a parity-preserving reversible non-restoring divider. For this purpose, first, a parity-preserving reversible D-latch is proposed. second, a parity-preserving reversible n-bit register is presented using the proposed reversible D-latch. Third, a parity-preserving reversible (n+1) bit shift register using the proposed reversible D-latch and other reversible gates is proposed. Finally, a parity-preserving reversible n bit divider is developed based on the non-restoring algorithm. The results of comparisons show that the proposed circuit is superior in terms of evaluation criteria of reversible circuits such as quantum cost, number of constant inputs and number of garbage outputs compared to previous works.</p> |
| format | Article |
| id | doaj-art-c406b76e9096446f9342ad351b030181 |
| institution | Kabale University |
| issn | 2980-9231 |
| language | fas |
| publishDate | 2025-01-01 |
| publisher | Islamic Azad University Bushehr Branch |
| record_format | Article |
| series | مهندسی مخابرات جنوب |
| spelling | doaj-art-c406b76e9096446f9342ad351b0301812025-01-11T05:06:07ZfasIslamic Azad University Bushehr Branchمهندسی مخابرات جنوب2980-92312025-01-0114541734Efficient design of non-restoring parity-preserving reversible dividerMohammad Talebi0Mohammad Mosleh1Mohsen Chekin2Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, IranDepartment of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, IranDepartment of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran<p>One of the basic challenges in high-density integrated circuits is loss of power consumption, which is caused by presence of transistors in circuits and causes the temperature of the circuit to increase. The design of digital circuits in a reversible way can be used as one of efficient approaches to solve this challenge. In addition, the design of parity-preserving reversible circuits can be very effective in detecting faults in circuits. Dividers are used as one of the most widely used circuits in digital computing systems. Divider circuits include an adder, a multiplexer and two sequential register and parallel-in to parallel-out left shift register circuits. This paper is presented a new and efficient design of a parity-preserving reversible non-restoring divider. For this purpose, first, a parity-preserving reversible D-latch is proposed. second, a parity-preserving reversible n-bit register is presented using the proposed reversible D-latch. Third, a parity-preserving reversible (n+1) bit shift register using the proposed reversible D-latch and other reversible gates is proposed. Finally, a parity-preserving reversible n bit divider is developed based on the non-restoring algorithm. The results of comparisons show that the proposed circuit is superior in terms of evaluation criteria of reversible circuits such as quantum cost, number of constant inputs and number of garbage outputs compared to previous works.</p>https://sanad.iau.ir/journal/jce/Article/869839divider non-restoring algorithm parity-preserving reversible circuit quantum computing reversible logic |
| spellingShingle | Mohammad Talebi Mohammad Mosleh Mohsen Chekin Efficient design of non-restoring parity-preserving reversible divider مهندسی مخابرات جنوب divider non-restoring algorithm parity-preserving reversible circuit quantum computing reversible logic |
| title | Efficient design of non-restoring parity-preserving reversible divider |
| title_full | Efficient design of non-restoring parity-preserving reversible divider |
| title_fullStr | Efficient design of non-restoring parity-preserving reversible divider |
| title_full_unstemmed | Efficient design of non-restoring parity-preserving reversible divider |
| title_short | Efficient design of non-restoring parity-preserving reversible divider |
| title_sort | efficient design of non restoring parity preserving reversible divider |
| topic | divider non-restoring algorithm parity-preserving reversible circuit quantum computing reversible logic |
| url | https://sanad.iau.ir/journal/jce/Article/869839 |
| work_keys_str_mv | AT mohammadtalebi efficientdesignofnonrestoringparitypreservingreversibledivider AT mohammadmosleh efficientdesignofnonrestoringparitypreservingreversibledivider AT mohsenchekin efficientdesignofnonrestoringparitypreservingreversibledivider |