Mitigating Pass Gate Effect in Buried Channel Array Transistors Through Buried Oxide Integration: Addressing Interference Phenomenon Between Word Lines
As semiconductor devices become smaller, their performance and integration density improve, but new negative effects emerge due to the reduced distance between structures. In DRAM, these effects can lead to data loss or require additional refresh cycles, causing performance degradation. Specifically...
Saved in:
| Main Authors: | Yeongmyeong Cho, Yeon-Seok Kim, Min-Woo Kwon |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-11-01
|
| Series: | Applied Sciences |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2076-3417/14/22/10348 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Buried power rail to suppress substrate leakage in complementary field effect transistor (CFET)
by: Eungyo Jang, et al.
Published: (2024-01-01) -
Protection of buried pipe using soil bag
by: A. F. Ahmadian, et al.
Published: (2024-09-01) -
Dynamic measurements to assess stress levels on buried hydraulic structures
by: A. M. Anwar, et al.
Published: (2024-12-01) -
Bell pepper (Capsicum annuum) response to self-regulating low energy clay-based irrigation (SLECI) system, burying depth and fertilizer application dosage
by: Gilbert Osei, et al.
Published: (2024-12-01) -
Robust Wiener filter‐based time gating method for detection of shallowly buried objects
by: Ali Gharamohammadi, et al.
Published: (2021-02-01)