Text this: Design and realization of a high-speed traffic collection and processing scheme for campus networks using FPGA