VLSI implementation of AES algorithm against differential power attack and differential fault attack

VLSI implementation of AES algorithm against differential power attack and differential fault attack

A VLSI implementation of AES algorithm against both differential power attack and differential fault attack was proposed. The main countermeasures employed in this hardware design are masking technique and two-dimensional parity-based concurrent error detection method. And exploits such methods as s...

Full description

Saved in:
Bibliographic Details
Main Authors: HAN Jun, ZENG Xiao-yang, ZHAO Jia
Format: Article
Language:zho
Published: Editorial Department of Journal on Communications 2010-01-01
Series:Tongxin xuebao
Subjects:
information security
anti-attack algorithm
VLSI implementation
side channel attack
AES
Online Access:http://www.joconline.com.cn/zh/article/74650743/
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items

Similar Items