Energy-/Carbon-Aware Evaluation and Optimization of 3-D IC Architecture With Digital Compute-in-Memory Designs
Several 2-D architectures have been presented, including systolic arrays or compute-in-memory (CIM) arrays for energy-efficient artificial intelligence (AI) inference. To increase the energy efficiency within constrained area, 3-D technologies have been actively investigated, which have the potentia...
Saved in:
Main Authors: | Hyung Joon Byun, Udit Gupta, Jae-Sun Seo |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10714410/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
İŞLETMELERDE İÇ DENETİM VE İÇ KONTROL İLİŞKİSİ
by: Birsel Sabuncu
Published: (2017-11-01) -
RADIATION HARDENED ANALOG IC FOR SENSOR
by: O. V. Dvornikov, et al.
Published: (2015-04-01) -
İç Denetimde Kalite Göstergeleri: Türkiye’de Bir Araştırma
by: Rıdvan Sezgin, et al.
Published: (2022-04-01) -
Si Substrate Backside—An Emerging Physical Attack Surface for Secure ICs in Flip Chip Packaging
by: Makoto Nagata, et al.
Published: (2024-01-01) -
Net zero carbon buildings: A review on recent advances, knowledge gaps and research directions
by: Nwe Ni Myint, et al.
Published: (2025-07-01)