TECHNOLOGY MAPPING TOOL FOR VLSI CAD
Technology mapping program implements a sequential circuit using the gates of a particular technology library. It is an integral component of any automated VLSI circuit design flow. The structure of the program for solving the technology mapping problem and formats of the source and result data are...
Saved in:
| Main Author: | D. I. Cheremisinov |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
National Academy of Sciences of Belarus, the United Institute of Informatics Problems
2017-03-01
|
| Series: | Informatika |
| Online Access: | https://inf.grid.by/jour/article/view/200 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Redesigning CMOS VLSI using Yosys synthesis tool
by: D. I. Cheremisinov, et al.
Published: (2025-03-01) -
POWER DRIVEN SYNTHESIS OF COMBINATIONAL CIRCUITS ON THE BASE OF CMOS VLSI LIBRARY ELEMENTS
by: D. I. Cheremisinov, et al.
Published: (2016-10-01) -
PRALU language - the tool for verifying digital devices
by: D. I. Cheremisinov
Published: (2018-12-01) -
ORGANIZATION OF GRAPHIC INFORMATION FOR VIEWING THE MULTILAYER VLSI TOPOLOGY
by: V. I. Romanov, et al.
Published: (2016-09-01) -
VLSI的动态功耗测试生成
by: 金树泽
Published: (1994-01-01)