An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing
As the number of cores per discrete integrated circuit (IC) device grows, the importance of the network on chip (NoC) increases. However, the body of research in this area has focused on discrete IC devices alone which may or may not serve the high-performance computing community which needs to ass...
Saved in:
Main Authors: | Andrew G. Schmidt, William V. Kritikos, Shanyuan Gao, Ron Sass |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2012/564704 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip
by: William V. Kritikos, et al.
Published: (2012-01-01) -
Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System
by: Mahendra Vucha, et al.
Published: (2015-01-01) -
A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip
by: Diana Göhringer, et al.
Published: (2009-01-01) -
Intelligent On/Off Dynamic Link Management for On-Chip Networks
by: Andreas G. Savva, et al.
Published: (2012-01-01) -
A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip
by: Cédric Killian, et al.
Published: (2012-01-01)