Efficient implementation scheme of SM4 algorithm based on FPGA
To address the inefficient data processing performance and excessive resource utilization issues that field-programmable gate array (FPGA)-based SM4 implementations faced, an implementation scheme that adopted both iteration and pipeline in order to reduce resource consumption and improve throughput...
Saved in:
Main Authors: | ZHANG Hongke, YUAN Haonan, DING Wenxiu, YAN Zheng, LI Bin, LIANG Dong |
---|---|
Format: | Article |
Language: | zho |
Published: |
Editorial Department of Journal on Communications
2024-05-01
|
Series: | Tongxin xuebao |
Subjects: | |
Online Access: | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2024053/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
High speed national secret SM4 optical fiber communication system scheme based on FPGA
by: Peiyu HUANG, et al.
Published: (2023-12-01) -
Implementation of SM3 algorithm based on SoPC component
by: Meng-li SHAO, et al.
Published: (2017-05-01) -
A Secure and Efficient White-Box Implementation of SM4
by: Xiaobo Hu, et al.
Published: (2024-12-01) -
Design and implementation of low-cost hardware architecture for authentication encryption algorithm SM4-GCM
by: Rui CHEN, et al.
Published: (2023-12-01) -
Design and FPGA implementation of an efficient parallel Turbo decoder for combining state metric calculations
by: Qian ZHANG, et al.
Published: (2022-02-01)