Text this: Specialized Scalar and SIMD Instructions for Error Correction Codes Decoding on RISC-V Processors