DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY
This study suggests an asymmetric multilevel inverter based on DSTATCOM that employs SVPWM techniques to produce higher output levels. There are two steps in the suggested inverter. One full bridge and two half bridges make up the inverter's main stage. A full bridge converter had four switche...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Lublin University of Technology
2024-12-01
|
| Series: | Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska |
| Subjects: | |
| Online Access: | https://ph.pollub.pl/index.php/iapgos/article/view/6355 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1846113006821310464 |
|---|---|
| author | Panneerselvam Sundaramoorthi Govindasamy Saravana Venkatesh |
| author_facet | Panneerselvam Sundaramoorthi Govindasamy Saravana Venkatesh |
| author_sort | Panneerselvam Sundaramoorthi |
| collection | DOAJ |
| description |
This study suggests an asymmetric multilevel inverter based on DSTATCOM that employs SVPWM techniques to produce higher output levels. There are two steps in the suggested inverter. One full bridge and two half bridges make up the inverter's main stage. A full bridge converter had four switches and a single DC source, while half bridges have separate DC sources with a voltage ratio of 1:3:3. Every cell has a fixed neutral point and is connected in a cascaded fashion. The inverter's performance is not improved by setting the DC source values equally. A folded cascaded H-bridge circuit running at a line frequency makes up the second circuit. Control plan PWM's space vector modulation was used to verify the suggested topology. Each control scheme's specific methodology as well as switching pulses are covered in great detail. In MATLAB/Simulink, the suggested system has been simulated with an output voltage of 350 V and an output current of roughly 3.5 A.
|
| format | Article |
| id | doaj-art-85149c46d9fc42aeadcab377d5e54adb |
| institution | Kabale University |
| issn | 2083-0157 2391-6761 |
| language | English |
| publishDate | 2024-12-01 |
| publisher | Lublin University of Technology |
| record_format | Article |
| series | Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska |
| spelling | doaj-art-85149c46d9fc42aeadcab377d5e54adb2024-12-22T09:02:19ZengLublin University of TechnologyInformatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska2083-01572391-67612024-12-0114410.35784/iapgos.6355DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITYPanneerselvam Sundaramoorthi0https://orcid.org/0000-0002-9321-140XGovindasamy Saravana Venkatesh1https://orcid.org/0000-0002-0154-2974Periyar Maniammai Institute of Science and Technology, Research ScholarPeriyar Maniammai Institute of Science and Technology, Department of Electrical and Electronics Engineering This study suggests an asymmetric multilevel inverter based on DSTATCOM that employs SVPWM techniques to produce higher output levels. There are two steps in the suggested inverter. One full bridge and two half bridges make up the inverter's main stage. A full bridge converter had four switches and a single DC source, while half bridges have separate DC sources with a voltage ratio of 1:3:3. Every cell has a fixed neutral point and is connected in a cascaded fashion. The inverter's performance is not improved by setting the DC source values equally. A folded cascaded H-bridge circuit running at a line frequency makes up the second circuit. Control plan PWM's space vector modulation was used to verify the suggested topology. Each control scheme's specific methodology as well as switching pulses are covered in great detail. In MATLAB/Simulink, the suggested system has been simulated with an output voltage of 350 V and an output current of roughly 3.5 A. https://ph.pollub.pl/index.php/iapgos/article/view/6355DSTATCOMTHD reductionPWM schememulticarrier PWM schemeSVPWM scheme |
| spellingShingle | Panneerselvam Sundaramoorthi Govindasamy Saravana Venkatesh DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska DSTATCOM THD reduction PWM scheme multicarrier PWM scheme SVPWM scheme |
| title | DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY |
| title_full | DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY |
| title_fullStr | DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY |
| title_full_unstemmed | DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY |
| title_short | DSTATCOM-BASED 15 LEVEL ASYMMETRICAL MULTILEVEL INVERTER FOR IMPROVING POWER QUALITY |
| title_sort | dstatcom based 15 level asymmetrical multilevel inverter for improving power quality |
| topic | DSTATCOM THD reduction PWM scheme multicarrier PWM scheme SVPWM scheme |
| url | https://ph.pollub.pl/index.php/iapgos/article/view/6355 |
| work_keys_str_mv | AT panneerselvamsundaramoorthi dstatcombased15levelasymmetricalmultilevelinverterforimprovingpowerquality AT govindasamysaravanavenkatesh dstatcombased15levelasymmetricalmultilevelinverterforimprovingpowerquality |