High-Bandwidth and Energy-Efficient Memory Interfaces for the Data-Centric Era: Recent Advances, Design Challenges, and Future Prospects
Currently, we are living in a data-centric era as the need for large amounts of data has dramatically increased due to the widespread adoption of artificial intelligence (AI) in a variety of technology domains. In the current computing architecture, the memory input and output (I/O) bandwidth is bec...
Saved in:
Main Author: | Joo-Hyung Chae |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Open Journal of the Solid-State Circuits Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10677348/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Energy-Accuracy Trade-Offs for Resistive In-Memory Computing Architectures
by: Saion K. Roy, et al.
Published: (2024-01-01) -
Design Considerations for Sub-1-V 1T1C FeRAM Memory Circuits
by: Mohammad Adnaan, et al.
Published: (2024-01-01) -
Accuracy Improvement With Weight Mapping Strategy and Output Transformation for STT-MRAM-Based Computing-in-Memory
by: Xianggao Wang, et al.
Published: (2024-01-01) -
Design and implementation of buffer memory management in industrial Internet of things
by: Chao WU, et al.
Published: (2019-03-01) -
Study of Row Hammer attack
by: Wenwei WANG, et al.
Published: (2018-01-01)