The Design of a Low-Noise CMOS Image Sensor Using a Hybrid Single-Slope Analog-to-Digital Converter
In this study, we describe a low-noise complementary metal-oxide semiconductor (CMOS) image sensor (CIS) with a 10/11-bit hybrid single-slope analog-to-digital converter (SS-ADC). The proposed hybrid SS-ADC provides a resolution of 11 bits in low-light and 10 bits in high-light. To this end, in the...
Saved in:
Main Authors: | Hyun Seon Choo, Da-Hyeon Youn, Hyunggyu Choi, Gi Yeol Kim, Soo Youn Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2024-12-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/24/24/8131 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Low-Noise, Low-Offset CMOS Readout IC for Amperometric Biosensors
by: Manu Chilukuri, et al.
Published: (2024-01-01) -
Direct Current to Digital Converter (DIDC): A Current Sensor
by: Saeid Karimpour, et al.
Published: (2024-10-01) -
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Gerd Kiene, et al.
Published: (2024-01-01) -
High Consistency Ramp Design Method for Low Noise Column Level Readout Chain
by: Zhongjie Guo, et al.
Published: (2024-11-01) -
A 120 GHz Hybrid Low Noise Amplifier in 40 nm CMOS
by: Dong Ouk Cho, et al.
Published: (2024-01-01)