Energy-efficient analog-domain aggregator circuit for RRAM-based neural network accelerators
Recently, there has been notable progress in the advancement of RRAM-based Compute-In-Memory (CIM) architectures, showing promise in accelerating neural networks with remarkable energy efficiency and parallelism. However, challenges persist in fully integrating large-scale networks onto a chip, part...
Saved in:
Main Authors: | Khaled Humood, Yihan Pan, Shiwei Wang, Alexander Serb, Themis Prodromakis |
---|---|
Format: | Article |
Language: | English |
Published: |
Frontiers Media S.A.
2025-02-01
|
Series: | Frontiers in Electronics |
Subjects: | |
Online Access: | https://www.frontiersin.org/articles/10.3389/felec.2025.1513127/full |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Analog Computing for Nonlinear Shock Tube PDE Models: Test and Measurement of CMOS Chip
by: Hasantha Malavipathirana, et al.
Published: (2025-01-01) -
Accelerating cryptographic computation with parallel computing mechanisms in Android platform
by: Ning FANG, et al.
Published: (2019-02-01) -
Quantum Fuzzy Inference Engine for Particle Accelerator Control
by: Giovanni Acampora, et al.
Published: (2024-01-01) -
Approximate CNN Hardware Accelerators for Resource Constrained Devices
by: P Thejaswini, et al.
Published: (2025-01-01) -
Programmable Analog Circuits with Neuromorphic Nanostructured Platinum Films
by: Stefano Radice, et al.
Published: (2024-12-01)