New and Accurate Online Self-Test Methods for Gain and Offset Errors of 10-Bit SAR-ADC
The absolute quantization range of the successive approximation register (SAR) ADC is impacted by nonideality parameters like offset and gain error, which can make its performance at a lower level in high resolution applications. To decrease the conversion range error in ADC’s systems, this article...
Saved in:
| Main Authors: | Mohammed Abdulmahdi Mohammedali, Qais Al-Gayem |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2024-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/jece/8824886 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low‐power 10‐bit 100 MS/s pipelined ADC in digital CMOS technology
by: Anil Singh, et al.
Published: (2017-11-01) -
A 1-kS/s 12-bit SAR ADC With Burst Conversion for Anti-Leakage Current
by: Haewoon Son, et al.
Published: (2024-01-01) -
Regression of Likelihood Probability for Time-Varying MIMO Systems with One-Bit ADCs
by: Tae-Kyoung Kim, et al.
Published: (2024-12-01) -
SAR-Assisted Energy-Efficient Hybrid ADCs
by: Kent Edrian Lozada, et al.
Published: (2024-01-01) -
Meta‐stability immunity technique for high speed SAR ADCs
by: L. Qiu, et al.
Published: (2017-03-01)