Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-clock-cycle latency NoC microarchitecture. An ef...
Saved in:
Main Authors: | Alireza Monemi, Chia Yee Ooi, Muhammad Nadzir Marsono |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2015-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2015/570836 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Microarchitectures et architecture gothique
by: Claire Pernuit
Published: (2020-09-01) -
ON THE DYNAMIC REQUESTS
by: Minodora-Maria PASARE, et al.
Published: (2022-12-01) -
Low-latency hierarchical routing of reconfigurable neuromorphic systems
by: Samalika Perera, et al.
Published: (2025-02-01) -
Development Trend of IP Router Tecbnologies
by: Huanan Chen, et al.
Published: (2015-04-01) -
Analysis on the impact of router alias resolution
by: Jian REN, et al.
Published: (2012-11-01)