Design, Implementation, and Analysis of High-Speed Single-Stage N-Sorters and N-Filters
There is strong interest in developing high-performance hardware sorting systems which can sort a set of elements as quickly as possible. The fastest of the current FPGA systems are sorting networks, in which sets of 2-sorters operate in parallel in each series stage of a multi-stage sorting process...
Saved in:
Main Authors: | Robert B. Kent, Marios S. Pattichis |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9308909/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of High-Speed Multiway Merge Sorting Networks Using Fast Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2022-01-01) -
Use of Carry Chain Logic and Design System Extensions to Construct Significantly Faster and Larger Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2022-01-01) -
Beyond 0-1: The 1-N Principle and Fast Validation of N-Sorter Sorting Networks
by: Robert B. Kent, et al.
Published: (2023-01-01) -
FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01) -
Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01)