rule4ml: an open-source tool for resource utilization and latency estimation for ML models on FPGA
Implementing machine learning (ML) models on field-programmable gate arrays (FPGAs) is becoming increasingly popular across various domains as a low-latency and low-power solution that helps manage large data rates generated by continuously improving detectors. However, developing ML models for FPGA...
Saved in:
Main Authors: | Mohammad Mehdi Rahimifar, Hamza Ezzaoui Rahali, Audrey C Therrien |
---|---|
Format: | Article |
Language: | English |
Published: |
IOP Publishing
2025-01-01
|
Series: | Machine Learning: Science and Technology |
Subjects: | |
Online Access: | https://doi.org/10.1088/2632-2153/ada71c |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01) -
A Reinforcement Learning Based Approach for Efficient Routing in Multi-FPGA Platforms
by: Umer Farooq, et al.
Published: (2024-12-01) -
A SIC and ML approach for MIMO non-orthogonal multiple access signal detection
by: Arun Kumar, et al.
Published: (2025-02-01) -
Non-invasive blood glucose monitoring using PPG signals with various deep learning models and implementation using TinyML
by: Mahdi Zeynali, et al.
Published: (2025-01-01) -
Cloud-Based Transaction Fraud Detection: An In-depth Analysis of ML Algorithms
by: Ali Alhchaimi
Published: (2024-06-01)