Ternary computing using a novel spintronic multi-operator logic-in-memory architecture
This paper presents a novel multi-operator ternary logic-in-memory (LiM) design that addresses the challenges of the Von-Neumann bottleneck architecture. The proposed design leverages magnetic tunnel junctions (MTJ), which provide nonvolatile memory capabilities. Nonvolatility ensures that data is r...
Saved in:
Main Authors: | Amirhossein Fathollahi, Abdolah Amirany, Mohammad Hossein Moaiyeri |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2025-03-01
|
Series: | Results in Engineering |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2590123025000994 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A high‐capacity and nonvolatile spintronic associative memory hardware accelerator
by: Mahan Rezaei, et al.
Published: (2023-07-01) -
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01) -
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01) -
Cryo-SIMPLY: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing
by: Tatiana Moposita, et al.
Published: (2024-12-01) -
Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit
by: Katyayani Chauhan, et al.
Published: (2025-03-01)