High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm
Aiming at the high performance requirements of signature verification for specific scenarios such as blockchain, a high-speed hardware architecture of Ed25519 was proposed.To reduce the number of calculations for point addition and point double, a multiple point multiplication algorithm based on int...
Saved in:
Main Authors: | Yiming XUE, Shurong LIU, Shuheng GUO, Yan LI, Cai’e HU |
---|---|
Format: | Article |
Language: | zho |
Published: |
Editorial Department of Journal on Communications
2022-03-01
|
Series: | Tongxin xuebao |
Subjects: | |
Online Access: | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2022061/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and implementation of high-speed scalar multiplier for multi-elliptic curve
by: Bin YU, et al.
Published: (2020-12-01) -
EDSM:secure and efficient scalar multiplication algorithm on Edwards curves
by: ZHANG Bao-hua1, et al.
Published: (2008-01-01) -
Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
by: Zhanpeng JIANG, et al.
Published: (2022-02-01) -
E-invoice authenticity verification scheme based on signature verification
by: Rongna XIE, et al.
Published: (2019-12-01) -
Robust transmission algorithm for IRS-assisted NOMA network with hardware impairments and imperfect CSI
by: Qilie LIU, et al.
Published: (2024-03-01)