Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM
The performance of Static Nanomaterials Random-Access Memories (SRAMs) is often degraded in the sub-threshold region as it is susceptible to increased access energy and leakage power. However, the low-power operation of SRAM is very much essential for efficient device functioning. Accordingly, desig...
Saved in:
| Main Authors: | Nermine M. Edward, Sahar M. Hamed, Wagdy R. Anis, Nahla Elaraby |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-12-01
|
| Series: | Energies |
| Subjects: | |
| Online Access: | https://www.mdpi.com/1996-1073/17/24/6349 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
MINI Logic 1-Bit Adder: A Comparison with Hybrid NMOS-Memristor-Logic Styles Using Ta2O5/Al2O3 Based RRAM Device
by: NITHYA, N., et al.
Published: (2024-08-01) -
Memristor‐transistor hybrid ternary content addressable memory using ternary memristive memory cell
by: Masoodur Rahman Khan, et al.
Published: (2021-10-01) -
Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01) -
TRIO-TCAM: An Area and Energy-Efficient Triple-State-in-Cell Ternary Content-Addressable Memory Architecture
by: Thanh-Dat Nguyen, et al.
Published: (2024-01-01) -
9T fast‐write SRAM bit cell with no conflicts for ultra‐low voltage
by: Chenjie Jiang, et al.
Published: (2024-09-01)