Co-decode algorithm of network coding with hardware logic
Practical general coder and decoder of network coding(NC)with HDL(hardware description language)logic for wire-speed nodes was presented.The NC coders applied random linear network coding (RLNC) and the decoders recovered the original packets by Cramer’s rule.The structures and algorithms of NC code...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
Editorial Department of Journal on Communications
2012-07-01
|
| Series: | Tongxin xuebao |
| Subjects: | |
| Online Access: | http://www.joconline.com.cn/zh/article/doi/1000-436X(2012)07-0001-08/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Practical general coder and decoder of network coding(NC)with HDL(hardware description language)logic for wire-speed nodes was presented.The NC coders applied random linear network coding (RLNC) and the decoders recovered the original packets by Cramer’s rule.The structures and algorithms of NC coder and decoder were designed in detail and implemented in HDL with NetFPGA boards.Comparing with traditional stored-and-forward mechanism,network emulations showed that networks with wire-speed NC coder and decoder nodes could achieve the capacity bound of max-flow min-cut theorem,and the end-to-end delay was guaranteed on a small constant. |
|---|---|
| ISSN: | 1000-436X |