Text this: Design and FPGA implementation of an efficient parallel Turbo decoder for combining state metric calculations