A novel self‐timing CMOS first‐edge take‐all circuit for on‐chip communication systems
Abstract In today's communication systems, it has become prominent for processing elements (PEs) to receive requests with simultaneous, conflicting signals, which are unpredicted and randomly triggered. In such a case, multiple overlapping signal requests can potentially compete in the same PE...
Saved in:
| Main Authors: | Saleh Abdelhafeez, Shadi M. S. Harb |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2023-07-01
|
| Series: | IET Computers & Digital Techniques |
| Subjects: | |
| Online Access: | https://doi.org/10.1049/cdt2.12059 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Logical gates recognition in a flat transistor circuit
by: D. I. Cheremisinov, et al.
Published: (2021-12-01) -
Design and Implementation of a Hybrid SET-CMOS Based Sequential Circuits
by: Anindya Jana, et al.
Published: (2012-05-01) -
Canonization of graphs during transistor circuits decompilation
by: D. I. Cheremisinov, et al.
Published: (2022-09-01) -
A Review of Engineering Techniques for CMOS On-Chip Inductor Design and Quality Factor Enhancement From MHz-to-GHz Frequency Domains
by: Selvakumar Mariappan, et al.
Published: (2025-01-01) -
Low‐power hybrid memristor‐CMOS spiking neuromorphic STDP learning system
by: Gabriel Maranhão, et al.
Published: (2021-05-01)