Analog models for ternary combinational logic elements
Background and Objectives: It is already obvious today that the performance of modern microprocessors is approaching its limit. Increasing the clock frequency and increasing the performance of the transistors included in them by reducing their size is becoming increasingly difficult due to fundament...
Saved in:
| Main Authors: | Semenov, Andrey Andreevich, Venig, Sergey Borisovich, Dronkin, Alexei S. |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Saratov State University
2024-12-01
|
| Series: | Известия Саратовского университета. Новая серия Серия: Физика |
| Subjects: | |
| Online Access: | https://fizika.sgu.ru/sites/fizika.sgu.ru/files/text-pdf/2024/12/physics_04_2024_v-97-107.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit
by: Katyayani Chauhan, et al.
Published: (2025-03-01) -
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01) -
Ternary computing using a novel spintronic multi-operator logic-in-memory architecture
by: Amirhossein Fathollahi, et al.
Published: (2025-03-01) -
Theory of Ternary Jitter-Based True Random Number Generators Composed of Identical Gates
by: R.Kh. Latypov, et al.
Published: (2017-06-01) -
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01)