Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery
Aiming at the problem that it is difficult for existing implementation algorithms of symbol timing recovery to give full consideration to high convergence accuracy and the robustness to resist timing deviation, a high-speed parallel symbol timing recovery algorithm with resampling was proposed.The t...
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
Editorial Department of Journal on Communications
2023-04-01
|
| Series: | Tongxin xuebao |
| Subjects: | |
| Online Access: | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2023046/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1841540009939697664 |
|---|---|
| author | Peixin ZHANG Nan ZHANG Daqing WANG Tong WU Zhe LI Fengkui GONG |
| author_facet | Peixin ZHANG Nan ZHANG Daqing WANG Tong WU Zhe LI Fengkui GONG |
| author_sort | Peixin ZHANG |
| collection | DOAJ |
| description | Aiming at the problem that it is difficult for existing implementation algorithms of symbol timing recovery to give full consideration to high convergence accuracy and the robustness to resist timing deviation, a high-speed parallel symbol timing recovery algorithm with resampling was proposed.The timing frequency offset and timing phase offset were corrected by using double feedback loops.In the design of parallel resampling, the implementation of parallel numerically controlled oscillators and the use of enable signals sorting and shift registers to implement data reordering were proposed.When designing the timing recovery loop, the parallel implementation structure of the O＆amp;M timing error estimation algorithm was analyzed and deduced, and the design method and implementation structure of the loop correction were proposed based on the analysis of the timing phase/frequency offset correction principle.The FPGA test results show that the proposed algorithm can realize the symbol timing recovery of 64APSK modulated signals with arbitrary multiple symbol rate between 4 and 16 times, and the error vector magnitude (EVM) with the ideal signal is within 4%, which meets the requirements of broadband satellite communication. |
| format | Article |
| id | doaj-art-2773462ac2c04658b84b6e6c7c222a54 |
| institution | Kabale University |
| issn | 1000-436X |
| language | zho |
| publishDate | 2023-04-01 |
| publisher | Editorial Department of Journal on Communications |
| record_format | Article |
| series | Tongxin xuebao |
| spelling | doaj-art-2773462ac2c04658b84b6e6c7c222a542025-01-14T06:28:23ZzhoEditorial Department of Journal on CommunicationsTongxin xuebao1000-436X2023-04-0144152659390058Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recoveryPeixin ZHANGNan ZHANGDaqing WANGTong WUZhe LIFengkui GONGAiming at the problem that it is difficult for existing implementation algorithms of symbol timing recovery to give full consideration to high convergence accuracy and the robustness to resist timing deviation, a high-speed parallel symbol timing recovery algorithm with resampling was proposed.The timing frequency offset and timing phase offset were corrected by using double feedback loops.In the design of parallel resampling, the implementation of parallel numerically controlled oscillators and the use of enable signals sorting and shift registers to implement data reordering were proposed.When designing the timing recovery loop, the parallel implementation structure of the O＆amp;M timing error estimation algorithm was analyzed and deduced, and the design method and implementation structure of the loop correction were proposed based on the analysis of the timing phase/frequency offset correction principle.The FPGA test results show that the proposed algorithm can realize the symbol timing recovery of 64APSK modulated signals with arbitrary multiple symbol rate between 4 and 16 times, and the error vector magnitude (EVM) with the ideal signal is within 4%, which meets the requirements of broadband satellite communication.http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2023046/broadband satellite communicationSTRdual feedbackparallel implementation |
| spellingShingle | Peixin ZHANG Nan ZHANG Daqing WANG Tong WU Zhe LI Fengkui GONG Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery Tongxin xuebao broadband satellite communication STR dual feedback parallel implementation |
| title | Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery |
| title_full | Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery |
| title_fullStr | Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery |
| title_full_unstemmed | Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery |
| title_short | Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery |
| title_sort | joint resampling algorithm for parallel dual feedback time frequency domain symbol timing recovery |
| topic | broadband satellite communication STR dual feedback parallel implementation |
| url | http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2023046/ |
| work_keys_str_mv | AT peixinzhang jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery AT nanzhang jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery AT daqingwang jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery AT tongwu jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery AT zheli jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery AT fengkuigong jointresamplingalgorithmforparalleldualfeedbacktimefrequencydomainsymboltimingrecovery |