9T fast‐write SRAM bit cell with no conflicts for ultra‐low voltage
Abstract With the development of processes and reduction of transistor size, transistor sensitivity to voltage changes has increased. Traditional SRAM bit cells struggle to function properly at low voltages, and the lengthy write time necessitated by the write conflict problem will inevitably result...
Saved in:
| Main Authors: | Chenjie Jiang, Junqi Wen, Siyu Meng, Kepu Fu, Changquan Xia, Haitao Chen, Qinyu Qian, Liwen Cheng |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2024-09-01
|
| Series: | Electronics Letters |
| Subjects: | |
| Online Access: | https://doi.org/10.1049/ell2.70039 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01) -
Ultra-Wideband 4-Bit Distributed Phase Shifters Using Lattice Network at <italic>K/Ka</italic>- and <italic>E/W</italic>-Band
by: Sungwon Kwon, et al.
Published: (2024-01-01) -
Low-Power 8T SRAM Compute-in-Memory Macro for Edge AI Processors
by: Hye-Ju Shin, et al.
Published: (2024-11-01) -
MINI Logic 1-Bit Adder: A Comparison with Hybrid NMOS-Memristor-Logic Styles Using Ta2O5/Al2O3 Based RRAM Device
by: NITHYA, N., et al.
Published: (2024-08-01) -
Open‐source floating‐gate cell for analogue synapses
by: Matthew Chen, et al.
Published: (2024-09-01)