An Area-Efficient Integrate-and-Fire Neuron Circuit with Enhanced Robustness against Synapse Variability in Hardware Neural Network
Neuron circuits are the fundamental building blocks in the modern neuromorphic system. Designing compact and low-power neuron circuits can significantly improve the overall area and energy efficiencies of a neuromorphic chip architecture. Here, practical neuron circuits must overcome the variations...
Saved in:
Main Authors: | Arati Kumari Shah, Kannan Udaya Mohanan, Jisun Park, Hyungsoon Shin, Eou-Sik Cho, Seongjae Cho |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-01-01
|
Series: | IET Circuits, Devices and Systems |
Online Access: | http://dx.doi.org/10.1049/2023/1052063 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimization of Leaky Integrate-and-Fire Neuron Circuits Based on Nanoporous Graphene Memristors
by: Kannan Udaya Mohanan, et al.
Published: (2024-01-01) -
Ultra robust negative differential resistance memristor for hardware neuron circuit implementation
by: Yifei Pei, et al.
Published: (2025-01-01) -
Cellular Nanointerface of Vertical Nanostructures: Impact of Size‐Modulated Nanopillar Arrays on Neuronal Morphology, Maturation, and Synapse Formation
by: Younghak Cho, et al.
Published: (2025-01-01) -
A Survey on the Modeling of Magnetic Tunnel Junctions for Circuit Simulation
by: Hyein Lim, et al.
Published: (2016-01-01) -
Effects of Trace Metal Profiles Characteristic for Autism on Synapses in Cultured Neurons
by: Simone Hagmeyer, et al.
Published: (2015-01-01)