Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture

A quadratic extended-domain finely integrated operand scanning (<inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow>...

Full description

Saved in:
Bibliographic Details
Main Authors: Zhanpeng JIANG, Mingwei SUN, Hai HUANG, Jiang XU, Zhiwei LIU, Rui BAI, Zhou FANG, Jiaxing QU
Format: Article
Language:zho
Published: Editorial Department of Journal on Communications 2022-02-01
Series:Tongxin xuebao
Subjects:
Online Access:http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2022040/
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1841539958143188992
author Zhanpeng JIANG
Mingwei SUN
Hai HUANG
Jiang XU
Zhiwei LIU
Rui BAI
Zhou FANG
Jiaxing QU
author_facet Zhanpeng JIANG
Mingwei SUN
Hai HUANG
Jiang XU
Zhiwei LIU
Rui BAI
Zhou FANG
Jiaxing QU
author_sort Zhanpeng JIANG
collection DOAJ
description A quadratic extended-domain finely integrated operand scanning (<inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub> </math></inline-formula>-FIOS) modular multiplication algorithm for bilinear pairs was proposed to address the problem of low efficiency of bilinear pair operations.The algorithm effectively reduced the number of modular reductions in modular multiplication by optimizing the operation process of (AB+CD)mod P under the quadratic expansion domain.Two hardware architectures and their scheduling methods were designed to meet different application requirements.In order to improve the computational efficiency of the algorithm, the TSMC 55 nm process was used to realize the bilinear pairing operation unit.Compared with the existing literature, the designed architecture is superior to similar modular multiplication designs in performance indicators such as the first modular multiplication time, clock frequency and the area-time product, and also has certain advantages in the overall Optimal ate pair implementation.
format Article
id doaj-art-1542b05780a84cbc8739941b2015737d
institution Kabale University
issn 1000-436X
language zho
publishDate 2022-02-01
publisher Editorial Department of Journal on Communications
record_format Article
series Tongxin xuebao
spelling doaj-art-1542b05780a84cbc8739941b2015737d2025-01-14T06:29:31ZzhoEditorial Department of Journal on CommunicationsTongxin xuebao1000-436X2022-02-014310010859394292Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architectureZhanpeng JIANGMingwei SUNHai HUANGJiang XUZhiwei LIURui BAIZhou FANGJiaxing QUA quadratic extended-domain finely integrated operand scanning (<inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub> </math></inline-formula>-FIOS) modular multiplication algorithm for bilinear pairs was proposed to address the problem of low efficiency of bilinear pair operations.The algorithm effectively reduced the number of modular reductions in modular multiplication by optimizing the operation process of (AB+CD)mod P under the quadratic expansion domain.Two hardware architectures and their scheduling methods were designed to meet different application requirements.In order to improve the computational efficiency of the algorithm, the TSMC 55 nm process was used to realize the bilinear pairing operation unit.Compared with the existing literature, the designed architecture is superior to similar modular multiplication designs in performance indicators such as the first modular multiplication time, clock frequency and the area-time product, and also has certain advantages in the overall Optimal ate pair implementation.http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2022040/bilinear pairextended domainmodular multiplicationhardware implementation architecture
spellingShingle Zhanpeng JIANG
Mingwei SUN
Hai HUANG
Jiang XU
Zhiwei LIU
Rui BAI
Zhou FANG
Jiaxing QU
Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
Tongxin xuebao
bilinear pair
extended domain
modular multiplication
hardware implementation architecture
title Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
title_full Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
title_fullStr Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
title_full_unstemmed Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
title_short Research on <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML"> <msub> <mi>F</mi> <mrow> <msup> <mi>p</mi> <mn>2</mn> </msup> </mrow> </msub></math></inline-formula>-FIOSmodular multiplication algorithm for bilinear pairs and its implementation architecture
title_sort research on inline formula math xmlns http www w3 org 1998 math mathml msub mi f mi mrow msup mi p mi mn 2 mn msup mrow msub math inline formula fiosmodular multiplication algorithm for bilinear pairs and its implementation architecture
topic bilinear pair
extended domain
modular multiplication
hardware implementation architecture
url http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2022040/
work_keys_str_mv AT zhanpengjiang researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT mingweisun researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT haihuang researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT jiangxu researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT zhiweiliu researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT ruibai researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT zhoufang researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture
AT jiaxingqu researchoninlineformulamathxmlnshttpwwww3org1998mathmathmlmsubmifmimrowmsupmipmimn2mnmsupmrowmsubmathinlineformulafiosmodularmultiplicationalgorithmforbilinearpairsanditsimplementationarchitecture