An Educational RISC-V-Based 16-Bit Processor
This work introduces a novel custom-designed 16-bit RISC-V processor, intended for educational purposes and for use in low-resource equipment. The implementation, despite providing registers of 16 bits, is based on RV32E RISC-V ISA, but with some key differences like a reduced instruction set that i...
Saved in:
| Main Authors: | Jecel Mattos de Assumpção, Oswaldo Hideo Ando, Hugo Puertas de Araújo, Mario Gazziro |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-11-01
|
| Series: | Chips |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2674-0729/3/4/20 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator
by: Eunjin Choi, et al.
Published: (2024-12-01) -
Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01) -
Enhancing Solar Convection Analysis With Multi‐Core Processors and GPUs
by: Arash Heidari, et al.
Published: (2025-01-01) -
Reliability Analysis of Baremetal and FreeRTOS Applications on Microchip PolarFire SoC RISC-V Multiprocessors Using High-Energy Protons
by: Andre M. P. Mattos, et al.
Published: (2025-01-01) -
Hardware Software Co-Design for Multi-Threaded Computation on RISC-V-Based Multicore System
by: Binh Kieu-do-Nguyen, et al.
Published: (2024-01-01)