A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
Approximate computing is an emerging and effective method for reducing energy consumption in digital circuits, which is critical for energy-efficient performance improvement of edge-computing devices. In this paper, we propose a low-power DNN accelerator with novel signed approximate multiplier base...
Saved in:
Main Authors: | Laimin Du, Leibin Ni, Xiong Liu, Guanqi Peng, Kai Li, Wei Mao, Hao Yu |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Open Journal of Circuits and Systems |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10500495/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
by: Venkata Sudhakar Chowdam, et al.
Published: (2025-04-01) -
A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder
by: Elham Esmaeili, et al.
Published: (2024-03-01) -
Characterization of n-Jordan multipliers on rings
by: Abbas Zivari-Kazempour
Published: (2025-01-01) -
The dual of the multiplier algebra of Pedersen's ideal
by: Kelly McKennon
Published: (1982-01-01) -
An efficient Imprecise 4:2 Compressor Using Gate Diffusion Input Supplemented with Dynamic Threshold
by: Forouzan Bahrami, et al.
Published: (2024-02-01)